## Advanced Microcontroller Bus Architecture system

#### Abstract

The role of the arbiter in an AMBA system is to control which master has access to the bus. Every bus master has a two wire REQUEST and GRANT interface to the arbiter and on every cycle the arbiter uses a prioritization scheme to decide which bus master is currently the highest priority master requesting the bus.

A shared bus lock signal, **BLOK**, driven by the currently granted bus master is used to indicate that the current transfer is indivisible from the following transfer and no other master should be granted the bus.

The detail of the priority scheme is not specified and is defined for each application. It is acceptable for the arbiter to use other signals, either AMBA or non-AMBA, to influence the priority scheme that is in use.

#### Introduction

The bus can be re-arbitrated on every clock cycle. The arbiter samples all the request signals, **AREQx**, on the falling edge of **BCLK** and during the LOW phase of **BCLK** the arbiter asserts the appropriate **AGNTx** signal using the internal priority scheme and the value of **BLOK**.

As the arbitration can change every cycle, it is possible that during an extended transfer, the highest priority bus master may change several times before the transfer eventually completes. The bus master that has **AGNT** asserted when the transfer completes will

During bus master handover the **BLOK** signal is not driven and hence the arbiter must assume that this signal is LOW.

The arbiter must retain a copy of which master is currently granted so it can:

- keep the current bus master granted if **BLOK** is asserted
- determine when the bus master changes, and so determine when there is a cycle of bus master handover.

#### 4.13.3 Timing diagrams

Figure 4-43 shows the arbiter timing parameters.



Figure 4-43 ASB arbiter parameters

#### 4.13.4 Timing parameters

The timing parameters related to an ASB arbiter are given in the following tables:

- Table 4-14 is for input signals
- Table 4-15 is for output signals
- Table 4-16 is for combinatorially generated outputs.

#### Table 4-14 ASB arbiter input parameters

Parameter	Description
T <sub>clkl</sub>	BCLK LOW time
T <sub>clkh</sub>	BCLK HIGH time
T <sub>isnres</sub>	BnRES de-asserted setup to rising BCLK
T <sub>ihnres</sub>	BnRES de-asserted hold after falling BCLK
T <sub>isareq</sub>	AREQ setup to falling BCLK
T <sub>ihareq</sub>	AREQ hold after rising BCLK
T <sub>isresp</sub>	<b>BWAIT</b> setup to rising <b>BCLK</b>
T <sub>ihresp</sub>	BWAIT hold after rising BCLK

#### Table 4-15 ASB arbiter output parameters

Parameter	Description
T <sub>ovagnt</sub>	AGNT valid after falling BCLK
T <sub>ohagnt</sub>	AGNT hold after falling BCLK

#### Table 4-16 ASB arbiter combinatorial parameters

Parameter	Description
T <sub>lokagnt</sub>	Delay from valid <b>BLOK</b> to valid <b>AGNT</b>

# AMBA APB

This chapter introduces the *Advanced Microcontroller Bus Architecture* (AMBA) *Advanced Peripheral Bus* (APB) specification in the following sections:

- About the AMBA APB on page 5-2
- APB specification on page 5-4
- About the APB AMBA components on page 5-7
- *APB bridge* on page 5-8
- APB slave on page 5-11
- Interfacing APB to AHB on page 5-14
- Interfacing APB to ASB on page 5-20
- Interfacing rev D APB peripherals to rev 2.0 APB on page 5-22.

## 5.1 About the AMBA APB

The *Advanced Peripheral Bus* (APB) is part of the *Advanced Microcontroller Bus Architecture* (AMBA) hierarchy of buses and is optimized for minimal power consumption and reduced interface complexity.

The latest revision of the APB ensures that all signal transitions are only related to the The AMBA APB should be used to interface to any peripherals which are lowbandwidth and do not require the high performance of a pipelined bus interface.

rising edge of the clock. This improvement means the APB peripherals can be integrated easily into any design flow, with the following advantages:

- performance is improved at high-frequency operation
- performance is independent of the mark-space ratio of the clock
- static timing analysis is simplified by the use of a single clock edge
- no special considerations are required for automatic test insertion
- many *Application-Specific Integrated Circuit* (ASIC) libraries have a better selection of rising edge registers
- easy integration with cycle based simulators.

These changes to the APB also make it simpler to interface it to the new Advanced High-performance Bus (AHB).

#### 5.1.1 A typical AMBA-based microcontroller

An AMBA-based microcontroller typically consists of a high-performance system *backbone* bus, able to sustain the external memory bandwidth, on which the CPU and other *Direct Memory Access* (DMA) devices reside, plus a bridge to a narrower APB bus on which the lower bandwidth peripheral devices are located. Figure 5-1 shows the APB in a typical AMBA system.



Figure 5-1 The APB in a typical AMBA system

A system bus that includes a *Test Interface Controller* (TIC) allows modular testing of both system bus and APB modules.

## 5.2 APB specification

The APB specification is described under the following headings:

- State diagram
- Write transfer on page 5-5
- *Read transfer* on page 5-6.

#### 5.2.1 State diagram

The state diagram, shown in Figure 5-2, can be used to represent the activity of the peripheral bus.



#### Figure 5-2 State diagram

Operation of the state machine is through the three states described below:

IDLE The default state for the peripheral bus.

SETUP When a transfer is required the bus moves into the SETUP state, where the appropriate select signal, **PSELx**, is asserted. The bus only remains in the SETUP state for one clock cycle and will always move to the ENABLE state on the next rising edge of the clock. ENABLE In the ENABLE state the enable signal, **PENABLE** is asserted. The address, write and select signals all remain stable during the transition from the SETUP to ENABLE state.
The ENABLE state also only lasts for a single clock cycle and after this state the bus will return to the IDLE state if no further transfers are required. Alternatively, if another transfer is to follow then the bus will move directly to the SETUP state. It is acceptable for the address, write and select signals to glitch during a transition from the ENABLE to SETUP states.

#### 5.2.2 Write transfer

The basic write transfer is shown in Figure 5-3.



#### Figure 5-3 Write transfer

The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock. The first clock cycle of the transfer is called the SETUP cycle. After the following clock edge the enable signal **PENABLE** is asserted, and this indicates that the ENABLE cycle is taking place. The address, data and control signals all remain valid throughout the ENABLE cycle. The transfer completes at the end of this cycle.

The enable signal, **PENABLE**, will be deasserted at the end of the transfer. The select signal will also go LOW, unless the transfer is to be immediately followed by another transfer to the same peripheral.

In order to reduce power consumption the address signal and the write signal will not change after a transfer until the next access occurs.

The protocol only requires a clean transition on the enable signal. It is possible that in the case of back to back transfers the select and write signals may glitch.

#### 5.2.3 Read transfer



Figure 5-4 shows a read transfer.

#### Figure 5-4 Read transfer

The timing of the address, write, select and strobe signals are all the same as for the write transfer. In the case of a read, the slave must provide the data during the ENABLE cycle. The data is sampled on the rising edge of clock at the end of the ENABLE cycle.

## 5.3 About the APB AMBA components

The following notation is used for the timing parameters:

- T<sub>is</sub> input setup time
- T<sub>ih</sub> input hold time
- T<sub>ov</sub> output valid time
- T<sub>oh</sub> output hold time.

## 5.4 APB bridge

The APB bridge is the only bus master on the AMBA APB. In addition, the APB bridge is also a slave on the higher-level system bus.

#### 5.4.1 Interface diagram

Figure 5-5 shows the APB signal interface of an APB bridge.



#### Figure 5-5 APB bridge interface diagram

#### 5.4.2 APB bridge description

The bridge unit converts system bus transfers into APB transfers and performs the following functions:

- Latches the address and holds it valid throughout the transfer.
- Decodes the address and generates a peripheral select, **PSELx**. Only one select signal can be active during a transfer.
- Drives the data onto the APB for a write transfer.
- Drives the APB data onto the system bus for a read transfer.
- Generates a timing strobe, **PENABLE**, for the transfer.

## 5.4.3 Timing diagrams



The timing parameters for an APB bridge are shown in Figure 5-6.

Figure 5-6 APB bridge transfer

## 5.4.4 Timing parameters

The timing parameters related to an APB bridge are given in Table 5-1 for input signals and Table 5-2 for output signals.

Parameter	Description
T <sub>clkl</sub>	PCLK LOW time
T <sub>clkh</sub>	PCLK HIGH time
T <sub>isnres</sub>	PRESETn de-asserted setup to rising PCLK
T <sub>ihnres</sub>	PRESETn de-asserted hold after rising PCLK
T <sub>isprd</sub>	For read transfers, <b>PRDATA</b> setup to rising <b>PCLK</b>
T <sub>ihprd</sub>	For read transfers, <b>PRDATA</b> hold after rising <b>PCLK</b>

#### Table 5-1 APB bridge input parameters

#### Table 5-2 APB bridge output parameters

Parameter	Description
T <sub>ovpen</sub>	PENABLE valid after rising PCLK
T <sub>ohpen</sub>	PENABLE hold after rising PCLK
T <sub>ovpsel</sub>	PSEL valid after rising PCLK
T <sub>ohpsel</sub>	PSEL hold after rising PCLK
T <sub>ovpa</sub>	PADDR valid after rising PCLK
T <sub>ohpa</sub>	PADDR hold after rising PCLK
T <sub>ovpw</sub>	<b>PWRITE</b> valid after rising <b>PCLK</b>
T <sub>ohpw</sub>	PWRITE hold after rising PCLK
T <sub>ovpwd</sub>	For write transfers, <b>PWDATA</b> valid after rising <b>PCLK</b>
T <sub>ohpwd</sub>	For write transfers, <b>PWDATA</b> hold after rising <b>PCLK</b>

### 5.5 APB slave

APB slaves have a simple, yet flexible, interface. The exact implementation of the interface will be dependent on the design style employed and many different options are possible.

#### 5.5.1 Interface diagram

Figure 5-7 shows the signal interface of an APB slave.



Figure 5-7 APB slave interface description

#### 5.5.2 APB slave description

The APB slave interface is very flexible.

For a write transfer the data can be latched at the following points:

- on either rising edge of **PCLK**, when **PSEL** is HIGH
- on the rising edge of **PENABLE**, when **PSEL** is HIGH.

The select signal **PSELx**, the address **PADDR** and the write signal **PWRITE** can be combined to determine which register should be updated by the write operation.

For read transfers the data can be driven on to the data bus when **PWRITE** is LOW and both **PSELx** and **PENABLE** are HIGH. While **PADDR** is used to determine which register should be read.

## 5.5.3 Timing diagrams



The timing parameters related to an access to an APB bus slave are shown in Figure 5-8.

Figure 5-8 APB slave transfer

## 5.5.4 Timing parameters

The timing parameters related to an APB slave are given in Table 5-3 for input signals and Table 5-4 for output signals.

Parameter	Description
T <sub>clkl</sub>	PCLK LOW time
T <sub>clkh</sub>	PCLK HIGH time
T <sub>isnres</sub>	PRESETn de-asserted setup to rising PCLK
T <sub>ihnres</sub>	PRESETn de-asserted hold after falling PCLK
T <sub>ispen</sub>	PENABLE setup to rising PCLK
T <sub>ihpen</sub>	PENABLE hold after rising PCLK
T <sub>ispsel</sub>	PSEL setup to rising PCLK
T <sub>ihpsel</sub>	PSEL hold after rising PCLK
T <sub>ispa</sub>	PADDR setup to rising PCLK
T <sub>ihpa</sub>	PADDR hold after rising PCLK
T <sub>ispw</sub>	<b>PWRITE</b> setup to rising <b>PCLK</b>
T <sub>ihpw</sub>	<b>PWRITE</b> hold after rising <b>PCLK</b>
T <sub>ispwd</sub>	For write transfers, <b>PWDATA</b> setup to rising <b>PCLK</b>
T <sub>ihpwd</sub>	For write transfers, <b>PWDATA</b> hold after rising <b>PCLK</b>

#### Table 5-3 APB slave input parameters

#### Table 5-4 APB slave output parameters

Parameter	Description
T <sub>ovprd</sub>	For read transfers, <b>PRDATA</b> valid after rising <b>PCLK</b>
T <sub>ohprd</sub>	For read transfers, PRDATA hold after rising PCLK

## 5.6 Interfacing APB to AHB

Interfacing the AMBA APB to the AHB is described in:

- *Read transfers*
- Write transfers on page 5-16
- Back to back transfers on page 5-18
- *Tristate data bus implementations* on page 5-19.

#### 5.6.1 Read transfers

Figure 5-9 illustrates a read transfer.



Figure 5-9 Read transfer to AHB

The transfer starts on the AHB at time T1 and the address is sampled by the APB bridge at T2. If the transfer is for the peripheral bus then this address is broadcast and the appropriate peripheral select signal is generated. This first cycle on the peripheral bus is called the SETUP cycle, this is followed by the ENABLE cycle, when the **PENABLE** signal is asserted.

During the ENABLE cycle the peripheral must provide the read data. Normally it will be possible to route this read data directly back to the AHB, where the bus master can sample it on the rising edge of the clock at the end of the ENABLE cycle, which is at time T4 in Figure 5-9.

In very high clock frequency systems it may become necessary for the bridge to register the read data at the end of the ENABLE cycle and then for the bridge to drive this back to the AHB bus master in the following cycle. Although this will require an extra wait state for peripheral bus read transfers, it allows the AHB to run at a higher clock frequency, thus resulting in an overall improvement in system performance. A burst of read transfers is shown in Figure 5-10. All read transfers require a single wait state.



Figure 5-10 Burst of read transfers

#### 5.6.2 Write transfers



Figure 5-11 shows a write transfer.

#### Figure 5-11 Write transfer from AHB

Single write transfers to the APB can occur with zero wait states. The bridge is responsible for sampling the address and data of the transfer and then holding these values for the duration of the write transfer on the APB.